

IAF MATERIALS AND STRUCTURES SYMPOSIUM (C2)  
Specialised Technologies, Including Nanotechnology (8)

Author: Dr. Hui Cao

Xi'an Microelectronics Technology Institute, China Academy of Space Electronics Technology (CASET),  
China Aerospace Science and Technology Corporation (CASC), China

Mr. Weiqiang He

Xi'an Microelectronics Technology Institute, China Aerospace Science and Technology Corporation  
(CASC), China

Dr. Liang Yang

Xi'an Microelectronics Technology Institute, China Aerospace Science and Technology Corporation  
(CASC), ChinaA NEWLY DEVELOPED RADIATION HARDENED NOC-MESHING MULTICORE DIGITAL  
SIGNAL PROCESSOR FOR HIGH AEROSPACE COMPUTING PERFORMANCE**Abstract**

In this paper, we propose the definition, architecture and implementation of a real Noc (Network-on-Chip) meshing processor with heterogeneous integration to meet space computing requisites. The approaches to deliver extremely computing capability with schedule, cost, power and weight and volume constraints are reviewed.

Future space exploration poses an orders of magnitude performance requisite conundrum beyond current on-board computing ability. As always has been proven that commercial multicore processor enables revolutionary performance improvement than typical uni-processor, opportunities are posed to leverage this tendency in space applications to use multicore for performance demanding. Coupled with these appealing opportunities are the challenges of reliability as the priority concerns when deploying such devices in extremely harsh environments to defect the single event effects (SEE).

Along this strategy, we start this text with a discussion of faults and errors in microprocessor and multicore processor. We first briefly introduce the gross and comprehensive faults detection and error recovery mechanisms in multicore processor. Then the architecture of a COTS (Commercial Off the Shelves) multicore processor, Revealer1601, is presented and used as a prototype for the further development of a reliable aero-specific high performance computing platform. In light of the above mentioned error detection and recovery requirements, we explore the hardening techniques which can be applied with the consideration of minimal overhead. Here, we give the key design points of the radiation hardened (RH) version, Revealer1601-RH processor, making it a real practice in space deploying.

With emphases on hardware hardening, techniques employed in Revealer1601-RH design are discussed in this paper, including memories hardening with EDAC (Error Detection and Checking), micro-architecture redundancy with SIMD processing lanes, massive on chip register monitoring by automatic netlist insertion, fault-tolerant NoC communication and fault-tolerance in high speed data exchange interface.

The Revealer1601-RH processor has been fabricated on a commercial CMOS process in 65nm technology with the hardening on library cells. The die area is  $15065\mu\text{m} \times 15063.5\mu\text{m}$  with 16W power consumption. Each core can run 400MHz after PlaceRoute with GALS clocking strategy. The chip is packaged with ceramic BGA packaging. The heavy ions injection test and total ionizing dose (TID) test are carrying out and the soft error rate is expected to be less than  $1e-5 \text{ Error/Device} - \text{Day}$ . At the end,

we discuss the potential application areas of the Revealer1601-RH processor and summarize how a low cost methodology can be applied to harden a commercial tile-meshed multicore.